Session 2 - Low power analog
نویسندگان
چکیده
Analog circuits provide the critical interfaces between the digital world inside today’s integrated circuits and the physical world. Semiconductor technology scaling driven by ’Moore’s Law’ has resulted in a phenomenal scaling of the performance of digital processors and memory. Continuing design innovations have enabled the scaling of analog interfaces onto scaled CMOS technologies, even though device scaling is a mixed blessing for the analog designer. This paper reviews the scaling challenges for analog circuits ranging from fundamental to practical challenges. Design strategies are outlined that in principle can overcome the challenges and can help guide the search for new circuit paradigms. Several examples of innovative analog design paradigms are reviewed and the opportunities in highly scaled CMOS technologies are outlined.
منابع مشابه
Look up Table Based Low Power Analog Circuit Testing
In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the ana...
متن کاملHigh-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm
A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...
متن کاملHigh-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm
A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...
متن کاملISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.2 29.2 A 5mA 0.6μm CMOS Miller-Compensated LDO Regulator with -27dB Worst-Case Power-Supply Rejection Using 60pF of On-Chip Capacitance
As dense digital circuitry is packed close to sensitive analog blocks for higher integration, SoC solutions are swamped in switching noise generated by digital circuits, RF blocks, and DCDC converters. In this harsh environment, linear regulators have to protect noise-sensitive analog blocks like VCOs and ADCs from coupled supply noise that has amplitudes on the order of hundreds of millivolts ...
متن کاملISSCC 2004 / SESSION 10 / CELLULAR SYSTEMS AND BUILDING BLOCKS / 10.1 10.1 Digital-IF WCDMA Handset Transmitter IC in 0.25μm SiGe BiCMOS
The wireless industry has evolved to enable high bit-rate communications, and the WCDMA system has emerged as a 3G standard. There is enormous pressure to reduce the size, cost, and power consumption of the mobile phone. While digital circuits have experienced tremendous power saving with the progress of deep sub-micron processes, the analog/RF sections remain the bottleneck in reducing the dc ...
متن کامل